9/945554

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Leonard Forbes

Examiner:

Thomas L Dickey

Serial No.:

09/945554

Group Art Unit:

2826

Filed:

August 30, 2001

Docket:

1303.028US1

Title:

SRAM CELLS WITH REPRESSED FLOATING GATE MEMORY, LOW TUNNEL

BARRIER INTERPOLY INSULATORS

## INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 et. sea., the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicant respectfully requests that this Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicant requests that a copy of the 1449 form, initialed as being considered by the Examiner, be returned to the Applicant with the next official communication.

Pursuant to 37 C.F.R. §1.97(c)(2), Applicants have included the fee of \$180.00 as set forth in 37 C.F.R. §1.17(p). Please charge any additional fees or credit any overpayment to Deposit Account No. 19-0743.

The Examiner is invited to contact the Applicant's Representative at the below-listed telephone number if there are any questions regarding this communication. Respectfully submitted,

LEONARD FORBES

By his Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

01/29/2004 SDENBOB1 00000014 09945554

02 FC:1806

180.00 OP

P.O. Box 2938

Minneapolis, MN 55402

(612) 349-9587

Date 22 Jan 04

Timothy B Clis

Reg. No. 40.957

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 22<sup>nd</sup> day of January, 2004.

Signature

PTC/SB/084(10-01)
Approved for use through 10/31/2002. OMB 651-0031
US Patent & Trademark Office: US. DEPARTMENT OF COMMERCE on of information undersit contains a valid OMB control number.

Substitute for form 1449A/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT JAN 2 6 2004

Application Numb r	09/945554	
Filing Date	August 30, 2001	
First Named Inventor	Forbes, Leonard	
Group Art Unit 2826		
Examiner Name Dickey, Thomas		

		US P	ATENT DOCUMENT	S		
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate
	US-6,461,931	10/08/2002	Eldridge, Jerome M.	438	398	08/29/2000
	US-6,586,797	07/01/2003	Forbes, Leonard, et al.	257	325	08/30/2001

FOREIGN PATENT DOCUMENTS						
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T <sup>2</sup>

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
		SHI, Y., "Tunneling Leakage Current in Ultrathin (<4 nm) Nitride/Oxide Stack	
		Dielectrics", IEEE Electron Device Letters, 19(10), (1998),pp. 388-390	
		ZHANG, "Atomic Layer Deposition of High Dielectric Constant Nanolaminates",	
		Journal of The Electrochemical Society, 148(4),(2001),F63-F66	Ш.,



**EXAMINER** 

**DATE CONSIDERED** 

<u>S/N 09/945554</u> <u>PATENT</u>

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Leonard Forbes

Examiner: Thomas L. Dickey

Serial No.:

09/945554

Group Art Unit: 2826

Filed:

August 30, 2001

Docket: 1303.028US1

Title:

SRAM CELLS WITH REPRESSED FLOATING GATE MEMORY, LOW

TUNNEL BARRIER INTERPOLY INSULATORS

## COMMUNICATION CONCERNING RELATED APPLICATION(S)

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Applicant would like to bring to the Examiner's attention the following related application(s) in the above-identified patent application:

Serial/Patent No. 09/945507	Filing Date August 30, 2001	Attorney Docket 1303.014US1	Title FLASH MEMORY WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS
09/945395	August 30, 2001	1303.019US1	DRAM CELLS WITH REPRESSED FLOATING GATE MEMORY, LOW TUNNEL BARRIER INTERPOLY INSULATORS
09/943134	August 30, 2001	1303.020US1	PROGRAMMABLE ARRAY LOGIC OR MEMORY DEVICES WITH ASYMMETRICAL TUNNEL BARRIERS
09/945498	August 30, 2001	1303.024US1	INTEGRATED CIRCUIT MEMORY DEVICE AND METHOD
09/945512	August 30, 2001	1303.027US1	IN SERVICE PROGRAMMABLE LOGIC ARRAYS WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS
10/028001	December 20, 2001	1303.035US1	PROGRAMMABLE ARRAY LOGIC OR MEMORY WITH P-CHANNEL DEVICES AND ASYMMETRICAL TUNNEL BARRIERS
10/081818	February 20, 2002	1303.045US1	ATOMIC LAYER DEPOSITION OF METAL OXIDE AND/OR LOW

COMMUNICATION CONCERNING RELATED APPLICATIONS

Serial Number: 09/945554 Filing Date: August 30, 2001

Title: SRAM CELLS WITH REPRESSED FLOATING GATE MEMORY, LOW TUNE DEAR MEET INTERPOLY INSULATORS

ASYMMETRICAL TUNNEL BARRIER INTERPLOY INSULATORS

Page 2

Dkt: 1303.028US1

10/177096

June 21, 2002

1303.063US1

(

GRADED COMPOSITION METAL

OXIDE TUNNEL BARRIER

INTERPOLY INSULATORS

Herewith

1303.024US2

INTEGRATED CIRCUIT MEMORY

**DEVICE AND METHOD** 

Respectfully submitted,

LEONARD FORBES

By Applicant's Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

P.O. Box 2938

Minneapolis, MN 55402

(612) 349-9587

Date 22 Jan 04

Timothy B. Clise

Reg. No. 40,957

<u>CERTIFICATE UNDER 37 CFR 1.8:</u> The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this <u>22nd</u> day of <u>January</u>, 2004.

Name

Signature

RECEIVED
FEB - 2 2004
FEB - 2 2004